Marco Cesati è ricercatore in informatica presso l'Università di Roma Tor Vergata. Insegna in diversi corsi accademici nell'area delle architetture dei calcolatori, sistemi operativi, sistemi integrati ed in tempo reale, ottimizzazione del software, e reverse-engineering del codice.
Ha conseguito laurea in matematica con lode all'Università di Roma La Sapienza nel 1992, ed il dottorato in informatica presso la stessa università nel 1995.
Le sue aree di ricerca sono la teoria della complessita' computazionale ed i sistemi operativi. In particolare si interessa di complessità parametrizzata a parametro fissato, e di algoritmi e strutture di dati per i kernel dei sistemi operativi. Insieme a D. P. Bovet è autore di una monografia sul kernel Linux che è una delle referenze più citate negli articoli di ricerca sull'argomento.
Ha fatto parte dei comitati di programma per i seguenti eventi scientifici internazionali:
-
IEEE Symposium on Signal Processing and Information Technology, 2004
-
First Workshop on Computer Architecture and Operating System co-design, 2010
-
Second Workshop on Computer Architecture and Operating System co-design, 2011
-
Sixth Workshop on High-Performance, Power-aware Computing, 2010
-
Third Workshop on Computer Architecture and Operating System co-design, 2012
-
Seventh Workshop on High-Performance, Power-aware Computing, 2011
-
Eighth Workshop on High-Performance, Power-aware Computing, 2012
È stato revisore per le seguenti riviste internazionali: Journal of Software: Practice & Experience (SPE), Information Processing Letters (IPL), Journal of Logic and Computation (JLC), Journal of Discrete Algorithms (JDA), Journal of Combinatorial Optimization (JCO), Journal of Algorithms (JOA), Journal of Systems and Software (JSS).
È stato anche revisore per le seguenti conferenze internazionali: Intl. Symposium on Algorithms and Computation 2000, Workshop on Algorithm Engineering and Experiments 2004, ACM-SIAM Symposium on Discrete Algorithms 2005, Italian Conference on Theoretical Computer Science 2005, Conference on Algorithms and Complexity 2006, Intl. Colloquium on Automata, Languages and Programming 2008, Intl. Colloquium on Automata, Languages and Programming 2010, Intl. Symposium on Mathematical Foundations of Computer Science 2011, Algorithms and Data Structures Symposium 2011.
Pubblicazioni selezionate:
-
R. MANCUSO, R. DUDKO, E. BETTI, M. CESATI, M. CACCAMO, R. PELLIZZONI (2013). Real-Time Cache Management Framework for Multi-core Architectures. In: Proceedings of the 19th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Philadelphia, USA, April 2013 (Best student paper award)
-
B. GOEL, S. MCKEE, R. GIOIOSA, K. SINGH, M. BHADAURIA, M. CESATI (2010). Portable, scalable, per-core power estimation for intelligent resource management. In: 2010 IEEE International conference on green computing. Chicago, IL, August 15-18, 2010IEEE, p. 135-146, ISBN/ISSN: 978-14244-7612-1, doi: 10.1109/GREENCOMP.2010.5598313
-
E. BETTI, M. CESATI, R. GIOIOSA, F. PIERMARIA (2009). A Global Operating System for HPC Clusters. In: Proceedings of the 2009 IEEE International Conference on Cluster Computing. New Orleans, LA, USA, Aug. 31, 2009-Sept. 4, 2009, p. 1-10, ISBN/ISSN: 978-1-4244-5012-1, doi: 10.1109/CLUSTR.2009.5289191
-
E. BETTI, D.P. BOVET, M. CESATI, R. GIOIOSA (2008). Hard Real-Time Performances in Multiprocessor-Embedded Systems Using ASMP-Linux. EURASIP JOURNAL ON EMBEDDED SYSTEMS, vol. 2008; p. 1-16, ISSN: 1687-3955, doi: 10.1155/2008/582648
-
C. DI BIAGIO, E. DI SAVERIO, M. CESATI, C. ENGELMANN, G. PENNELLA (2007). Distributed Real-Time Computing with Harness. In: PVM/MPI - Proceedings of the 14th European PVM/MPI Users' Group Meeting (EuroPVM/MPI). Paris, France, September 30 - October 3, 2007, BERLIN, HEIDELBERG: Springer, vol. 4757, p. 281-288, ISBN/ISSN: 978-3-540-75415-2, doi: 10.1007/978-3-540-75416-9_39
-
D.P. BOVET, M. CESATI (2006). Understanding the Linux Kernel, Third Edition. SEBASTOPOL, CA: O'Reilly Media, Inc., ISBN: 0-596-00565-2
-
M. CESATI (2003). The Turing Way to Parameterized Complexity. Journal of Computer and System Sciences 67, 654-685.
-
M. CESATI (2002). Perfect Code is W[1]-complete, Information Processing Letters (81)3 163-168, Elsevier.
-
M. CESATI, M. DI IANNI (1998). Parameterized Parallel Complexity, Proc. 4th International ACM/IFIP Euro-Par Conference on Parallel Processing, Southampton, UK, September 1998. LNCS 1470, pp. 892-896.
-
M. CESATI, L. TREVISAN (1997). On the Efficiency of Polynomial Time Approximation Schemes, Information Processing Letters, 64(47) 165-171, Elsevier.
-
M. CESATI, M. DI IANNI (1997). Computational Model for Parameterized Complexity, Mathematical Logic Quarterly, 43, 179-202, Johann Ambrosius Barth
-
M. CESATI, M. FELLOWS (1996). Sparse Parameterized Problems, Annals of Pure and Applied Logic 82, 1-15, Elsevier.
-
M. CESATI, H. T. WAREHAM (1995). Parameterized Complexity Analysis in Robot Motion Planning, Proc. 25th IEEE Int. Conf. on Systems, Man and Cybernetics, Vancouver, B.C., Canada, March 1995.
-
M. CESATI, M. DI IANNI (1995). Optimal Deadlock Prevention in Dynamically Routed Networks, Proceedings of Parallel and Distributed Computing, Kuwait, March 13-15, 1995.
Marco Cesati is an assistant professor (ricercatore) in Computer Science at the University of Rome Tor Vergata. He teaches several academic courses focused on computer architectures, operating systems, embedded and real-time systems, software optimization, software reverse engineering.
He got his Master Degree ("Laurea") Summa Cum Laude in Mathematics from the University of Rome La Sapienza in 1992 and his Ph.D. in Computer Science from the University of Rome La Sapienza in 1995.
His research interests are in complexity theory for computational problems and in operating systems. His main research areas are fixed-parameter complexity theory, and algorithms and data structures for operating system kernels. He co-authored with D. P. Bovet three editions of a monograph on the Linux kernel internals, which is one of the most cited references on the topic.
He has been in the program committee for:
-
IEEE Symposium on Signal Processing and Information Technology, 2004
-
First Workshop on Computer Architecture and Operating System co-design, 2010
-
Second Workshop on Computer Architecture and Operating System co-design, 2011
-
Sixth Workshop on High-Performance, Power-aware Computing, 2010
-
Third Workshop on Computer Architecture and Operating System co-design, 2012
-
Seventh Workshop on High-Performance, Power-aware Computing, 2011
-
Eighth Workshop on High-Performance, Power-aware Computing, 2012
He has been a referer for the following international journals: Journal of Software: Practice & Experience (SPE), Information Processing Letters (IPL), Journal of Logic and Computation (JLC), Journal of Discrete Algorithms (JDA), Journal of Combinatorial Optimization (JCO), Journal of Algorithms (JOA), Journal of Systems and Software (JSS).
He has also been a referer for the following international conferences: Intl. Symposium on Algorithms and Computation 2000, Workshop on Algorithm Engineering and Experiments 2004, ACM-SIAM Symposium on Discrete Algorithms 2005, Italian Conference on Theoretical Computer Science 2005, Conference on Algorithms and Complexity 2006, Intl. Colloquium on Automata, Languages and Programming 2008, Intl. Colloquium on Automata, Languages and Programming 2010, Intl. Symposium on Mathematical Foundations of Computer Science 2011, Algorithms and Data Structures Symposium 2011.
Selected publications
-
R. MANCUSO, R. DUDKO, E. BETTI, M. CESATI, M. CACCAMO, R. PELLIZZONI (2013). Real-Time Cache Management Framework for Multi-core Architectures. In: Proceedings of the 19th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). Philadelphia, USA, April 2013 (Best student paper award)
-
B. GOEL, S. MCKEE, R. GIOIOSA, K. SINGH, M. BHADAURIA, M. CESATI (2010). Portable, scalable, per-core power estimation for intelligent resource management. In: 2010 IEEE International conference on green computing. Chicago, IL, August 15-18, 2010IEEE, p. 135-146, ISBN/ISSN: 978-14244-7612-1, doi: 10.1109/GREENCOMP.2010.5598313
-
E. BETTI, M. CESATI, R. GIOIOSA, F. PIERMARIA (2009). A Global Operating System for HPC Clusters. In: Proceedings of the 2009 IEEE International Conference on Cluster Computing. New Orleans, LA, USA, Aug. 31, 2009-Sept. 4, 2009, p. 1-10, ISBN/ISSN: 978-1-4244-5012-1, doi: 10.1109/CLUSTR.2009.5289191
-
E. BETTI, D.P. BOVET, M. CESATI, R. GIOIOSA (2008). Hard Real-Time Performances in Multiprocessor-Embedded Systems Using ASMP-Linux. EURASIP JOURNAL ON EMBEDDED SYSTEMS, vol. 2008; p. 1-16, ISSN: 1687-3955, doi: 10.1155/2008/582648
-
C. DI BIAGIO, E. DI SAVERIO, M. CESATI, C. ENGELMANN, G. PENNELLA (2007). Distributed Real-Time Computing with Harness. In: PVM/MPI - Proceedings of the 14th European PVM/MPI Users' Group Meeting (EuroPVM/MPI). Paris, France, September 30 - October 3, 2007, BERLIN, HEIDELBERG: Springer, vol. 4757, p. 281-288, ISBN/ISSN: 978-3-540-75415-2, doi: 10.1007/978-3-540-75416-9_39
-
D.P. BOVET, M. CESATI (2006). Understanding the Linux Kernel, Third Edition. SEBASTOPOL, CA: O'Reilly Media, Inc., ISBN: 0-596-00565-2
-
M. CESATI (2003). The Turing Way to Parameterized Complexity. Journal of Computer and System Sciences 67, 654-685.
-
M. CESATI (2002). Perfect Code is W[1]-complete, Information Processing Letters (81)3 163-168, Elsevier.
-
M. CESATI, M. DI IANNI (1998). Parameterized Parallel Complexity, Proc. 4th International ACM/IFIP Euro-Par Conference on Parallel Processing, Southampton, UK, September 1998. LNCS 1470, pp. 892-896.
-
M. CESATI, L. TREVISAN (1997). On the Efficiency of Polynomial Time Approximation Schemes, Information Processing Letters, 64(47) 165-171, Elsevier.
-
M. CESATI, M. DI IANNI (1997). Computational Model for Parameterized Complexity, Mathematical Logic Quarterly, 43, 179-202, Johann Ambrosius Barth
-
M. CESATI, M. FELLOWS (1996). Sparse Parameterized Problems, Annals of Pure and Applied Logic 82, 1-15, Elsevier.
-
M. CESATI, H. T. WAREHAM (1995). Parameterized Complexity Analysis in Robot Motion Planning, Proc. 25th IEEE Int. Conf. on Systems, Man and Cybernetics, Vancouver, B.C., Canada, March 1995.
-
M. CESATI, M. DI IANNI (1995). Optimal Deadlock Prevention in Dynamically Routed Networks, Proceedings of Parallel and Distributed Computing, Kuwait, March 13-15, 1995.
a:0:{}"
}
["meta_keywords"]=>
array(1) {
[0]=>
string(1) ","
}
["reserved"]=>
array(1) {
[0]=>
string(1) "0"
}
["auth_ip"]=>
array(1) {
[0]=>
string(1) "0"
}
}
["_fieldBoosts":protected]=>
array(6) {
["content_id"]=>
bool(false)
["content_title"]=>
bool(false)
["description"]=>
bool(false)
["meta_keywords"]=>
bool(false)
["reserved"]=>
bool(false)
["auth_ip"]=>
bool(false)
}
}
}